View PDSP1631896_4917260.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

PDSP16318/13618A PDSP16318/PDSP16318A
Complex Accumulator Advance Information
Supersedes version in December 1993 Digital Video & DSP IC Handbook, HB3923-1 DS3708 - 2.4 September 1996
The PDSP16318 contains two independent 20-bit Adder/ Subtractors combined with accumulator registers and shift structures. The four port architecture permits full 20MHz throughout in FFT and filter applications. Two PDSP16318As combined with a single PDSP16112A Complex Multiplier provide a complete arithmetic solution for a Radix 2 DIT FFT Butterfly. A new complex Butterfly result can be generated every 50ns allowing 1K complex FFTs to be executed in 256s.
PIN 1A INDEX MARK ON TOP SURFACE
A B C D E F G H J K L 11 10 9 87 6 54 3 2 1
FEATURES
s s s s s s s s s s
Full 20MHz Throughout in FFT Applications Four Independent 16-bit I/O Ports 20-bit Addition or Accumulation Fully Compatible with PDSP16112 Complex Multiplier On Chip Shift Structures for Result Scaling Overflow Detection Independent Three-State Outputs and Clock Enables for 2 Port 20MHz Operation 1.4 micron CMOS 500mW Maximum Power Dissipation 84 Pin PGA or QFP packages
AC84
Fig.1 Pin connections - bottom view (AC84 - PGA)
APPLICATIONS
s s s s
High speed Complex FFT or DFTs Complex Finite Impulse Response (FIR) Filtering Complex Conjugation Complex Correlation/Convolution 16 x 12 Complex Multiplier 16 x 16 Complex Multiplier ALU and Barrel Shifter Pythagoras Processor
ASSOCIATED PRODUCTS
PDSP16112 PDSP16116 PDSP1601 PDSP16330
Fig. 2 PDSP16318 simplified block diagram
1
PDSP16318/16318A
Fig. 3 Block diagram
FUNCTIONAL DESCRIPTION
The PDSP16318 is a Dual 20-bit Adder/Subtractor configured to support Complex Arithmetic. The device may be used with each of the adders allocated to real or imaginary data (e.g. Complex Conjugation), the entire device allocated to Real or Imaginary Data (e.g. Radix 2 Butterflys) or each of the adders configured as accumulators and allocated to real or imaginary data (Complex Filters). Each of these modes ensures that a full 20MHz throughput is maintained through both adders, the first and last mode illustrating true Complex operation, where both real and imaginary data is handled by the single device. Both Adder/Subtractors may be controlled independently via the ASR and ASI inputs. These controls permit A + B, A - B, B - A or pass A operations, where the A input to the Adder is derived from the input multiplexer. The CLR control line allows the clearing of both accumulator registers. The two multiplexers may be controlled via the MS inputs, to select either new input data, or fed-back data from the accumulator registers. The PDSP16318 contains an 8cycle deskew register selected via the DEL control. This deskew register is used in FFT applications to ensure correct phasing of data that has not passed through the PDSP16112 Complex Multiplier. The 16-bit outputs from the PDSP16318 are derived from the 20-bit result generated by the Adders. The three bit S2:0 input selects eight different shifted output formats ranging from the most significant 16 bits of the 20-bit data, to the least significant 13 bits of the 20-bit data. In this mode the 14th, 15th and 16th bits of the output are set to zero. The shift selected is applied to both adder outputs, and determines the function of the OVR flag. The OVR flag becomes active when either of the two adders produces a result that has more significant digits than the MSB of the 16-bit output from the device. In this manner all cases when invalid data appears on the output are flagged.
2
PDSP16318/13618A
Symbol A15:0 B15:0 C15:0 D15:0 CLK CEA CEB OEC OED OVR Type Input Input Output Output Input Input Input Input Input Output Description Data presented to this input is loaded into the input register on the rising edge of CLK. A15 is the MSB. Data presented to this input is loaded into the input register on the rising edge of CLK. B15 is the MSB and has the same weighting as A15. New data appears on this output after the rising edge of CLK. C15 is the MSB. New data appears on this output after the rising edge of CLK. C15 is the MSB. Common Clock to all internal registers Clock enable: when low the clock to the A input register is enabled. Clock enable: when low the clock to the B input register is enabled. Output enable: Asynchronous 3-state output control: The C outputs are in a high impedance state when this input is high. Output enable: Asynchronous 3-state output control: The D outputs are in a high impedance state when this input is high. Overflow flag: This flag will go high in any cycle during which either the output data overflows the number range selected or either of the adder results overflow. A new OVR appears after the rising edge of the CLK. Add/subtract Real: Control input for the 'Real' adder. This input is latched by the rising edge of clock. Add/subtract Imag: Control input for the 'Imag' adder. This input is latched by the rising edge of clock. Accumulator Clear: Common accumulator clear for both Adder/Subtractor units. This input is latched by the rising edge of CLK. Mux select: Control input for both adder multiplexers. This input is latched by the rising edge of CLK. When high the feedback path is selected. Scaling control: This input selects the 16-bit field from the 20-bit adder result that is routed to the outputs. This input is latched by the rising edge of CLK. Delay Control: This input selects the delayed input to the real adder for operations involving the PDSP16112. This input is latched by the rising edge of CLK. +5V supply: Both Vcc pins must be connected. 0V supply: Both GND pins must be connected.
ASR1:0 ASI1:0 CLR MS S2:0 DEL VCC GND
Input Input Input Input Input Input Power Ground
GG pin 77 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 5
AC pin Function GG pin AC pin B2 C2 B1 C1 D2 D1 E3 E2 E1 F2 F3 G3 G1 G2 F1 H1 H2 J1 K1 J2 L1 D7 D8 D9 D10 GND VCC D11 D12 D13 D14 D15 C15 C14 C13 C12 VCC GND C11 C10 C9 C8 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 K2 K3 L2 L3 K4 L4 J5 K5 L5 K6 J6 J7 L7 K7 L6 L8 K8 L9 L10 K9 L11
Function GG pin AC pin C7 C6 C5 C4 C3 C2 C1 C0 OED OEC S2 S1 S0 MS ASI1 ASI0 DEL CLR ASR1 ASR0 A0 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 K10 J10 K11 J11 H10 H11 F10 G10 G11 G9 F9 F11 E11 E10 E9 D11 D10 C11 B11 C10 A11
Function GG pin AC pin A1 A2 A3 A4 A5 A6 A7 A8 A9 A10 A11 A12 A13 A14 A15 CEA B15 B14 B13 B12 B11 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 B10 B9 A10 A9 B8 A8 B6 B7 A7 C7 C6 A6 A5 B5 C5 A4 B4 A3 A2 B3 A1
Function B10 B9 B8 B7 B6 B5 B4 B3 B2 B1 B0 CLK CEB OVR D0 D1 D2 D3 D4 D5 D6
Device Pinout for ceramic 84 - pin PGA (AC84) and ceramic QFP (GG100)
3
PDSP16318/16318A
NOTE This table shows the portion of the adder result passed to the D15:0 and C15:0 outputs. Where fewer than 16 adder bits are selected the output data is padded with zeros.
ABSOLUTE MAXIMUM RATINGS (Note 1)
Supply voltage VCC -0.5V to 7.0V Input voltage VIN -0.9V to VCC +0.9V Output voltage VOUT -0.9V to VCC +0.9V Clamp diode current per pin Ik (see Note 2) 18mA Static discharge voltage (HMB) VSTAT 500V Storage temperature range TS -65C to +150C Ambient temperature with power applied Tamb Industrial -40C to +85C Military -55C to +125C Junction temperature 150C Package power dissipation PTOT 1000mW
THERMAL CHARACTERISTICS
Package Type LC AC JC C/W 12 12 JA C/W 35 36
NOTES
1. Exceeding these ratings may cause permanent damage. Functional operation under these conditions is not implied. 2. Maximum dissipation or 1 second should not be exceeded, only one output to be tested at any one time. 3. Exposure to absolute maximum ratings for extended periods may affect device reliability.
4
PDSP16318/13618A
5
PDSP16318/16318A
ELECTRICAL CHARACTERISTICS
Test conditions (unless otherwise stated): Tamb (Commercial) = 0C to +70C, VCC = 5.0V 5%, GND = 0V Tamb (Industrial) =-40C to +85C, VCC = 5.0V 10%, GND = 0V Tamb (Military) =-55C to +125C, VCC = 5.0V 10%, GND = 0V
STATIC CHARACTERISTICS
Value Characteristic Symbol Min. Output high voltage Output low voltage Input high voltage Input low voltage Input leakage current Output leakage current Output SC current Input capacitance VOH VOL VIH VIL IIL loz IOS CIN 2.4 3.5 -10 -50 20 Typ. Max. 0.4 0.5 +10 +50 200 V V V V A A mA pF IOH = 3.2mA lOL=-3.2mA Units Conditions
9
GND < VINSWITCHING CHARACTERISTICS
Value Industrial + Commercial Characteristic Value Military Units Conditions
PDSP16318 PDSP16318A PDSP16318 Min. Max. Min. Max. 50 15 15 5 2 10 5 2 2 8 5 30 30 30 30 110 Min. 100 20 20 8 2 10 8 2 2 8 5 Max. 40 40 40 40 70
Clock period Clock High Time Clock Low Time A15:0, B15:0 setup to clock rising edge A15:0, B15:0 hold after clock rising edge MS, S2:0, ASI setup to clock rising edge DEL, ASR, CLR setup to clock rising edge DEL, ASR, CLR, MS, S2:0, ASI hold after clock rising edge CEA, CEB setup to clock falling edge CEA, CEB hold after clock rising edge Clock rising edge to OVR, C15:0, D15:0 OEC/OED low to C15:0/D15:0 high data valid OEC/OED low to C15:0/D15:0 low data valid OEC/OED high to C15:0/D15:0 high impedance Vcc current
100 20 20 8 2 10 8 2 2 8 5 -
40 40 40 40 70
ns ns ns ns ns ns ns ns ns ns ns ns ns ns mA
2 x LSTTL + 20pF 2 x LSTTL + 20pF 2 x LSTTL + 20pF 2 x LSTTL + 20pF VCC = max, TTL input levels Outputs unloaded, fCLK = max VCC = max, CMOS input levels Outputs unloaded, fCLK = max
Vcc current
-
30
-
60
-
30
mA
NOTES 1. LSTTL is equivalent to IOH = 20 microamps, IOL = -0.4mA 2. Current is defined as negative into the device 3. CMOS input levels are defined as: VIL = 0.5 VIH = VDD - 0.5
6
PDSP16318/13618A
ORDERING INFORMATION
Industrial (-40C to +85C) PDSP16318A/B0/AC (20MHz - PGA) PDSP16318A/B0/GG (20MHz - QFP) Military (-55C to +125C) PDSP16318A/A0/AC (20MHz - PGA) PDSP16318A/MC/GGCR (20MHz - QFP MIL883C Screened)
7
PDSP16318/16318A
HEADQUARTERS OPERATIONS MITEL SEMICONDUCTOR Cheney Manor, Swindon, Wiltshire SN2 2QW, United Kingdom. Tel: (01793) 518000 Fax: (01793) 518411 MITEL SEMICONDUCTOR 1500 Green Hills Road, Scotts Valley, California 95066-4922 United States of America. Tel (408) 438 2900 Fax: (408) 438 5576/6231
Internet: http://www.gpsemi.com CUSTOMER SERVICE CENTRES q FRANCE & BENELUX Les Ulis Cedex Tel: (1) 69 18 90 00 Fax : (1) 64 46 06 07 q GERMANY Munich Tel: (089) 419508-20 Fax : (089) 419508-55 q ITALY Milan Tel: (02) 6607151 Fax: (02) 66040993 q JAPAN Tokyo Tel: (03) 5276-5501 Fax: (03) 5276-5510 q KOREA Seoul Tel: (2) 5668141 Fax: (2) 5697933 q NORTH AMERICA Scotts Valley, USA Tel: (408) 438 2900 Fax: (408) 438 5576/6231 q SOUTH EAST ASIA Singapore Tel:(65) 3827708 Fax: (65) 3828872 q SWEDEN Stockholm Tel: 46 8 702 97 70 Fax: 46 8 640 47 36 q TAIWAN, ROC Taipei Tel: 886 2 25461260 Fax: 886 2 27190260 q UK, EIRE, DENMARK, FINLAND & NORWAY Swindon Tel: (01793) 726666 Fax : (01793) 518582 These are supported by Agents and Distributors in major countries world-wide. (c) Mitel Corporation 1998 Publication No. DS3708 Issue No. 2.4 September 1996 TECHNICAL DOCUMENTATION - NOT FOR RESALE. PRINTED IN UNITED KINGDOM
This publication is issued to provide information only which (unless agreed by the Company in writing) may not be used, applied or reproduced for any purpose nor form part of any order or contract nor to be regarded as a representation relating to the products or services concerned. No warranty or guarantee express or implied is made regarding the capability, performance or suitability of any product or service. The Company reserves the right to alter without prior notice the specification, design or price of any product or service. Information concerning possible methods of use is provided as a guide only and does not constitute any guarantee that such methods of use will be satisfactory in a specific piece of equipment. It is the user's responsibility to fully determine the performance and suitability of any equipment using such information and to ensure that any publication or data used is up to date and has not been superseded. These products are not suitable for use in any medical products whose failure to perform may result in significant injury or death to the user. All products and materials are sold and services provided subject to the Company's conditions of sale, which are available on request. All brand names and product names used in this publication are trademarks, registered trademarks or trade names of their respective owners.
8

▲Up To Search▲

Price & Availability of PDSP1631896

	To Download PDSP1631896 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .